



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/598,583	09/05/2006	Adrianus Josephus Bink	NL04 0236 US1	7385

65913 7590 09/29/2009  
NXP, B.V.  
NXP INTELLECTUAL PROPERTY & LICENSING  
M/S41-SJ  
1109 MCKAY DRIVE  
SAN JOSE, CA 95131

EXAMINER
----------

PETRANEK, JACOB ANDREW

ART UNIT	PAPER NUMBER
----------	--------------

2183

NOTIFICATION DATE	DELIVERY MODE
-------------------	---------------

09/29/2009

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

<b>Office Action Summary</b>	<b>Application No.</b> 10/598,583	<b>Applicant(s)</b> BINK ET AL.	
	<b>Examiner</b> Jacob Petranek	<b>Art Unit</b> 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 09 July 2009.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. Claims 1-20 are pending.
2. The office acknowledges the following papers:  
Claims and arguments filed on 7/9/2009.

### ***Withdrawn Objections and Rejections***

3. The claim objections for claims 1-20 have been withdrawn due to amendment.
4. The 35 U.S.C. 112 second paragraph rejections for claims 1-20 have been withdrawn due to amendment.

### ***New Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. §103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-20 are rejected under 35 U.S.C. §103(a) as being unpatentable over Hennessy et al. ("Computer Organization and Design: The Hardware/Software Interface"), in view of Colwell et al. (U.S. 5,604,878).

7. As per claim 1:

Hennessy disclosed an electronic circuit adapted to process a plurality of types of instruction, the electronic circuit comprising:

first and second pipeline stages, each of the first and second pipeline stages generating pipeline data (Hennessy: Figure 6.25, pipeline stages MEM and WB)(The pipeline stages of the processor generate data.);

a latch positioned between the first and second pipeline stages (Hennessy: Figure 6.25, MEM/WB pipeline register)(It's obvious to one of ordinary skill in the art that the pipeline register can be implemented as a latch.); and

said electronic circuit being controlled to operate in a normal mode when processing a first type of instruction in which the latch is opened and closed in response to an enable signal (Hennessy: Figures 6.32 and 6.33, load instruction)(The MEM/WB pipeline register is opened and closed by the inherent clock signal of the processor not shown, which is the enable signal.), and;

wherein the first type of instruction requires processing by the first and second pipeline stages (Hennessy: Figures 6.32 and 6.33, load instruction)(The load instruction requires processing by the MEM and WB stages.) and the second type of instruction requires processing by the second pipeline stage (Hennessy: Figure 6.33, sub instruction)(The subtraction instruction requires processing by the WB stage.).

Hennessy failed to teach wherein the electronic circuit is controlled by a control signal based on a latency period of each respective instruction of said plurality of types of instruction and a reduced mode including a truncated passage when processing a second type of instruction in which the enable signal is overridden by the control signal so that the latch is held open for the generated pipeline data to propagate, independent of the enable signal through the latch.

However, Colwell disclosed the electronic circuit is controlled by a control signal based on a latency period of each respective instruction of said plurality of types of instruction (Colwell: Figure 3 element 62, column 7 lines 55-67 continued to column 8 lines 1-3)(Hennessy: Figure 6.33, sub instruction)(The combination uses elements 61-62 to bypass the MEM/WB pipeline register when a writeback contention will be avoided. The control logic outputs a control signal based on a latency period of an instruction being executed when writeback contention can be avoided.),

a reduced mode including a truncated passage when processing a second type of instruction in which the enable signal is overridden by the control signal so that the latch is held open for the generated pipeline data to propagate, independent of the enable signal through the latch. (Colwell: Figure 3 elements 60-62, column 7 lines 55-67 continued to column 8 lines 1-3)(Hennessy: Figure 6.33, sub instruction)(The combination uses elements 61-62 to bypass the MEM/WB pipeline register when a writeback contention will be avoided. The control signal is the signal from element 62 that allows for two pipeline stages to affectively become a single stage, which overrides the clock signal of the MEM/WB pipeline register.).

The advantage of bypassing an extra pipeline stage that isn't needed for instructions is that these instructions will be allowed to retire earlier and result in increased performance when there is no writeback contention (Colwell: Column 2 lines 65-67 continued to column 3 lines 1-9). One of ordinary skill in the art would have been motivated to modify Hennessy to perform the pipeline stage bypassing of Colwell for the advantage above. Thus, it would have been obvious to one of ordinary skill in the art at

Art Unit: 2183

the time of the invention to implement the pipeline stage bypassing of Colwell into the processor of Hennessy for the advantage of increasing performance of the processor of Hennessy.

8. As per claim 2:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 1, further comprising a latch control circuit connected to the latch, the latch control circuit configured to provide the enable signal to the latch to control the latch with the enable signal when the electronic circuit is in the normal mode (Hennessy: Figures 6.32 and 6.33, load instruction)(The MEM/WB pipeline register is opened and closed by the inherent clock signal of the processor not shown, which is the enable signal. The clock signal is part of the processor control unit.), and configured to hold the latch open by preventing the enable signal from being provided to the latch when the electronic circuit is in the reduced mode (Colwell: Figure 3 elements 60-62, column 7 lines 55-67 continued to column 8 lines 1-3)(Hennessy: Figure 6.33, sub instruction)(The recent KSR ruling supports that a claim would have been obvious because “a person of ordinary skill has good reason to pursue the known options within his or her technical grasp. If this leads to the anticipated success, it is likely that the product is not of innovation but of ordinary skill and common sense.” One of ordinary skill in the art would look at the Hennessy reference and realize that there are a finite number of ways for a ALU type instruction to bypass the MEM/WB pipeline register to allow for early retirement in the fourth clock cycle of the instruction. One of these ways would be to allow the MEM/WB pipeline register to be kept open during the fourth clock cycle of the

Art Unit: 2183

ALU type instruction, which allows for the ALU result to flow out of the MEM/WB pipeline register, through the MUX, and be written into the register file during the fourth clock cycle. Thus, it would have been obvious to one of ordinary skill in the art to choose one of the finite number of solutions, i.e. keep the MEM/WB pipeline register open, to allow for the bypassing teachings of Colwell to be implemented in Hennessy. Therefore, the combination reads upon the claimed limitation.).

9. As per claim 3:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 2, wherein the latch control circuit receives the control signal indicating whether the electronic circuit operates in the normal mode or in the reduced mode (Colwell: Figure 3 elements 60-62, column 7 lines 55-67 continued to column 8 lines 1-3)(The control logic generates a signal that determines the mode of the processor when Hennessy is acting as a 4 or 5 stage pipeline.).

10. As per claim 4:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 1, wherein the electronic circuit is adapted to process a third type of instruction, wherein the third type of instruction does not require processing by the second pipeline stage (Hennessy: Figures 6.26 and 6.28, pages 466 and 468, store and branch instructions)(Store and branch instructions don't write to the register file, which is the second pipeline stage, as shown by the control signals in figure 6.28.).

11. As per claim 5:

Hennessy and Colwell disclosed the electronic circuit as claimed in 4, wherein the electronic circuit is adapted to operate in the normal mode until an instruction of the third type of instruction is processed (Hennessy: Figures 6.31-6.34)(The processor acts in a normal mode of processing where instructions are processing in 5 stages.).

12. As per claim 6:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 5, wherein, after the instruction of the third type of instruction is processed, the electronic circuit is adapted to operate in the reduced mode if an instruction, following the instruction of the third type of instruction, is of the second type of instruction or the third type of instruction (Hennessy: Figure 6.26, page 466 and 468, store and branch instructions)(Colwell: Figure 3 elements 60-62, column 7 lines 55-67 continued to column 8 lines 1-3)(When a store instruction is processed, it doesn't write to the register file in the fifth stage, which allows a preceding instruction to write to the register file in the fourth pipeline stage by utilizing the bypass of Colwell. This results in changing the processor to a reducing mode. It's inherent that the bypass can not be utilized if the preceding instruction is a load instruction that must write to the register file in the fifth pipeline stage in the pipelined processor of Hennessy that issued a single instruction per cycle and has a single writeback port on the register file.).

13. As per claim 7:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 4, wherein the electronic circuit is adapted to operate in the reduced mode until an instruction of the first type of instruction is processed (Hennessy: Figure 6.26, page 466



and 468, store and branch instructions)(Colwell: Figure 3 elements 60-62, column 7 lines 55-67 continued to column 8 lines 1-3)(When a store instruction is processed, it doesn't write to the register file in the fifth stage, which allows a preceding instruction to write to the register file in the fourth pipeline stage by utilizing the bypass of Colwell. This results in changing the processor to a reducing mode. It's inherent that the bypass can be utilized until a load instruction is executed, which must write to the register file in the fifth pipeline stage.).

14. As per claim 8:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 1, wherein the first type of instruction includes a load instruction (Hennessy: Figure 6.26)(The load instruction is the first type of instruction.), and wherein the first and second pipeline stages are asynchronous pipeline stages that are each controlled responsive to different enable signals (Official notice is given that processors can be implemented as asynchronous processors. Thus, the processor of Hennessy can be implemented as an asynchronous processor. An asynchronous processor is controlled by signals to allow for processing to continue to a next stage at the time when a next stage is ready for the data.).

15. As per claim 9:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 1, wherein the second type of instruction includes an arithmetic computation instruction (Hennessy: Figure 6.26)(The add and sub instructions are the second type of instructions.).

16. As per claim 10:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 4, wherein the third type of instruction includes compare, store, branch and jump instructions (Hennessy: Figure 6.26)(The store and branch instructions are the third type of instructions. Official notice is given that jump and compare instructions don't write results to the register file. Thus, it's obvious to one of ordinary skill in the art to include jump and compare instructions in the processor of Hennessy as the third type of instructions.).

17. As per claim 11:

Hennessy and Colwell disclosed the electronic circuit as claimed in claim 1, wherein the first pipeline stage comprises a data memory (Hennessy: Figure 6.25, MEM pipeline stage.).

18. As per claim 12:

Hennessy and Colwell disclosed the electronic circuit as claimed in any claim 1, wherein the second pipeline stage comprises a write back stage (Hennessy: Figure 6.25, WB pipeline stage.).

19. As per claim 13:

Claim 13 essentially recites the same limitations of claim 1. Therefore, claim 13 is rejected for the same reasons as claim 1.

20. As per claim 14:

The additional limitation(s) of claim 14 basically recite the additional limitation(s) of claim 4. Therefore, claim 14 is rejected for the same reason(s) as claim 4.

21. As per claim 15:

The additional limitation(s) of claim 15 basically recite the additional limitation(s) of claim 5. Therefore, claim 15 is rejected for the same reason(s) as claim 5.

22. As per claim 16:

The additional limitation(s) of claim 16 basically recite the additional limitation(s) of claim 6. Therefore, claim 16 is rejected for the same reason(s) as claim 6.

23. As per claim 17:

The additional limitation(s) of claim 17 basically recite the additional limitation(s) of claim 7. Therefore, claim 17 is rejected for the same reason(s) as claim 7.

24. As per claim 18:

The additional limitation(s) of claim 18 basically recite the additional limitation(s) of claims 2 and 8. Therefore, claim 18 is rejected for the same reason(s) as claims 2 and 8.

25. As per claim 19:

The additional limitation(s) of claim 19 basically recite the additional limitation(s) of claims 8-9. Therefore, claim 19 is rejected for the same reason(s) as claims 8-9.

26. As per claim 20:

The additional limitation(s) of claim 20 basically recite the additional limitation(s) of claim 10. Therefore, claim 20 is rejected for the same reason(s) as claim 10.

***Response to Arguments***

27. The arguments presented by Applicant in the response, received on 7/9/2009 are not considered persuasive.

28. Applicant argues "However, as asserted by the Office Action, Hennessy is directed to a synchronous pipeline processor that is controlled by a clock signal. The Hennessy reference requires MEM/WB to ensure synchronization of the data being processed by the pipeline. As such, bypassing MEM/WB stage (asserted by the Office Action to be a latch) would result in the corruption of the data being processed by Hennessy's synchronous pipeline processor. Accordingly, the Office Action's proposed modification would render Hennessy inoperable. Thus, the Hennessy reference teaches away from the Office Action's proposed modification and there is no motivation for the skilled artisan to modify Hennessy in such a manner." for claim 1.

This argument is not found to be persuasive for the following reason. The combination of the two references doesn't result in the corruption of data being processed in the processor of Hennessy due to the control logic of Colwell selectively holding open the MEM/WB pipeline register of Hennessy. The pipeline register will only be held open for instructions that require no processing in the fourth pipeline stage and where there isn't an instruction in the fifth pipeline stage writing to the register file. An example of this is when a first instruction is sent into the processor, where the first instruction is an ALU instruction. When the ALU instruction reaches the fourth pipeline stage, the control logic of Colwell determines that no conflict occurs in the fifth pipeline stage and that the ALU instruction can write its data a clock cycle early to the register file. Thus, the combination doesn't render Hennessy inoperable.

29. Applicant argues “Moreover, the Office Action implicitly acknowledges that the proposed combination does not correspond to the claimed invention. For example, the claimed invention requires that the latch is held open for the generated pipeline data to propagate through the latch in the reduced mode. The Office Action's proposed modification results in the MEM/WB stage (i. e., the asserted latch) being bypassed in the asserted reduced mode (see, e.g., page 14 of the instant Office Action). Thus, pipeline data in the proposed combination does not propagate through the MEM/WB stage in the reduced mode, as required by the claimed invention” for claim 1.

This argument is not found to be persuasive for the following reason. The combination uses the control logic of Colwell to allow for an ALU execution result to write its results in the fourth pipeline stage, effectively bypassing the MEM/WB pipeline register to allow for the early retirement.

The recent KSR ruling supports that a claim would have been obvious because “a person of ordinary skill has good reason to pursue the known options within his or her technical grasp. If this leads to the anticipated success, it is likely that the product is not of innovation but of ordinary skill and common sense.” One of ordinary skill in the art would look at the Hennessy reference and realize that there are a finite number of ways for a ALU type instruction to bypass the MEM/WB pipeline register to allow for early retirement in the fourth clock cycle of the instruction. One of these ways would be to allow the MEM/WB pipeline register to be keep open during the fourth clock cycle of the ALU type instruction, which allows for the ALU result to flow out of the MEM/WB pipeline register, through the MUX, and be written into the register file during the fourth

clock cycle. Thus, it would have been obvious to one of ordinary skill in the art to choose one of the finite number of solutions, i.e. keep the MEM/WB pipeline register open, to allow for the bypassing teachings of Colwell to be implemented in Hennessy. Therefore, the combination reads upon the claimed limitations.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jacob Petranek whose telephone number is 571-272-5988. The examiner can normally be reached on M-F 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Eddie P Chan/  
Supervisory Patent Examiner, Art Unit 2183

Jacob Petranek  
Examiner, Art Unit 2183